| Age | Commit message (Expand) | Author | Files | Lines |
|---|---|---|---|---|
| 2023-12-13 | Added some tests for xor and or gates and also added comments to explain how ...HEADmaster | omagdy7 | 1 | -98/+303 |
| 2023-11-29 | Added full implementation of simulating a Chip | omagdy7 | 1 | -51/+90 |
| 2023-11-29 | Changed Chip structure and added pins which represents the chips input pins a... | omagdy7 | 1 | -4/+6 |
| 2023-11-29 | Removed Or and Buffer Gate implementations and added the same logic of AndGat... | omagdy7 | 1 | -49/+74 |
| 2023-11-29 | Changed Added pins to AddGate that represents all the and Gate pins and made ... | omagdy7 | 1 | -17/+26 |
| 2023-11-29 | Removed uncessary Or and Buffer gates | omagdy7 | 1 | -51/+44 |
| 2023-11-27 | Added dfs traversal of gates graph | omagdy7 | 1 | -27/+69 |
| 2023-11-27 | Added the intial design of the logic gate simulator | omagdy7 | 1 | -97/+304 |
| 2023-08-18 | Cleaned the code + added output_layer for displaying outputs | omagdy7 | 1 | -27/+29 |
| 2023-08-11 | Added an InputPanel to the left | omagdy7 | 1 | -13/+33 |
| 2023-08-10 | Intial commit | omagdy7 | 1 | -0/+111 |
 |
index : lgsim | |
| Unnamed repository; edit this file 'description' to name the repository. |
| summaryrefslogtreecommitdiff |