summaryrefslogtreecommitdiff
path: root/src/pin.rs
diff options
context:
space:
mode:
authoromagdy7 <omar.professional8777@gmail.com>2023-11-29 00:13:13 +0200
committeromagdy7 <omar.professional8777@gmail.com>2023-11-29 00:13:13 +0200
commitf8e2ec0f8ddfa44def90d8d3d1532877d251ece2 (patch)
tree434fc365d665fdd776d4ecea008ed6dfb9cfa10c /src/pin.rs
parentfb4ba46a7fa9055a7848d8e0fa3daed2ce0b014f (diff)
downloadlgsim-f8e2ec0f8ddfa44def90d8d3d1532877d251ece2.tar.xz
lgsim-f8e2ec0f8ddfa44def90d8d3d1532877d251ece2.zip
Added full implementation of simulating a Chip
Diffstat (limited to 'src/pin.rs')
-rw-r--r--src/pin.rs1
1 files changed, 1 insertions, 0 deletions
diff --git a/src/pin.rs b/src/pin.rs
index 2602d26..0ee7523 100644
--- a/src/pin.rs
+++ b/src/pin.rs
@@ -22,6 +22,7 @@ impl Pin {
static mut ID: usize = 0;
unsafe {
ID += 1;
+ // println!("Creating pin with id: {} and gate_id: {}", ID, gate_id);
match kind {
PinType::Undetermined => Pin {
id: ID,